Journal of Asian Scientific Research

ISSN(e): 2223-1331 ISSN(p): 2226-5724 DOI: 10.18488/journal.2.2019.98.100.115 Vol. 9, No. 8, 100-115. © 2019 AESS Publications. All Rights Reserved. URL: <u>www.aessweb.com</u>



POWER LOSS ANALYSIS MODEL OF A DC-DC BUCK-BOOST CONVERTER WITH AN INTERFACED THREE PHASE INVERTER FOR MEDIUM VOLTAGE APPLICATION



D Crescent Onyebuchi Omeje Department of Electrical/Electronic Engineering, University of Port Harcourt, Rivers State, Nigeria. Email: <u>crescent.omeje@uniport.edu.ng</u> Tel: +2348032645484



ABSTRACT

Article History Received: 5 June 2019 Revised: 10 July 2019 Accepted: 16 August 2019 Published: 8 October 2019

Keywords

Buck-boost converter Duty cycle Power losses Efficiency Voltage source inverter Pulse width modulation MATLAB simulation. This paper presents a comprehensive mathematical modelling of a DC to DC Buck-Boost converter. The different power losses associated with the Buck-Boost circuit are also presented. Analysis of the converter power loss is graphically represented at varied duty cycles and load resistance values. A low frequency pulse width modulated inverter is interfaced with the Buck-Boost converter using MATLAB/SIMULINK. For an efficient performance and attenuation of low order harmonics, the low frequency pulse width modulated inverter is substituted with a high frequency pulse width modulated voltage source inverter. A comparison is therefore drawn to show the significant change in the percentage harmonic reduction of the two different frequency modulations. All simulation results are achieved using MATLAB 7.14 version. The simulation results however show that Mosfet switching loss decreases with an increase in the duty cycle whereas Diode and Inductor conduction losses increase with an increase in the duty cycle values.

Contribution/ Originality: This study contributes in the existing literature by showing that at a reduced duty cycle and varied resistance values of a dc-dc buck boost converter, the Mosfet switching loss is increased whereas the Diode and Inductor conduction losses decrease correspondingly with the decrease in the duty cycle.

1. INTRODUCTION

DC to DC converters are extensively applied in power conversion processes for a renewable energy system such as the wind and solar energy applications, distributed generation systems (micro-grids) and dc motor drives [1]. Other applications include d.c power supply for office and telecommunication equipment as well as traction processes. Several measures have been adopted in developing new generations of ac-dc converters that can meet an improved power quality regulation at the same time offer better flexibilities that are required in renewable energy conversion systems [2-5]. Generally, a dc-dc converter can exist in different states which include the buck state, the boost state and the buck-boost state [6]. The multiplicities of some ac-dc converters are formed from the combination of one or two states of the dc-dc converter. A single-switch single stage buck converter was discussed in Juan [7]. This converter is attractive and has a simple controller that produces a high quality input current. The major drawback is that it operates at a high switching frequency of 25 KHz which exposes the switching devices to high voltage stress [8]. The three phase conventional ac-dc boost converter presented in Abdelsalam, et al. [9];

Wijeratne and Moschopoulos [10] has wide electrical applications. Its disadvantage is shown in the use of a boost converter after the diode stage which requires a high switching frequency and also the need for an intermittent precharging of the dc capacitor. This topology also has a poor short-circuit protection which can be corrected by incorporating an external dc chopper to the dc-terminals [11]. This paper therefore developed an analytical model for power losses that are inherent in buck-boost converter and ways of adjusting the converter parameters to minimize the magnitude of these losses. The converters parameter adjustments also maximize the performance efficiency of the buck-boost converter. A low frequency pulse-width modulated (LFPWM) inverter is interfaced with the buck-boost converter and this is been compared with a high frequency pulse-width modulated (HFPWM) inverter for harmonic reduction purposes.

2. BASIC BUCK-BOOST CONVERTER OPERATION

A buck-boost converter is frequently applied in the dc to dc power supply stage of most electrical design applications since the output voltage can be regulated to a higher or a lower value than the input voltage. The converter input is normally an unregulated dc voltage or current sources which can be derived from a d.c battery, a rectified a.c source, a photovoltaic panel, a hydrogen based fuel source and electromechanical dc generator [12]. The basic hard-switched buck-boost dc to dc converter has one main unidirectional active semiconductor switch, one major diode and one inductance which functions as a filter and as a current limiting passive element. The input and output capacitors (C_i and C_o) primarily filter the d.c ripples on the input and output terminals. The basic buckboost converter circuit is presented in Figure 1 and 2. The principle of operation under continuous current mode is usually considered within the intervals of switch (S_m) conduction sequence. During on-state conduction, the input voltage source is directly connected to the inductor (L_m). This results in the accumulation of inductor energy from the source and subsequent supply of energy to the load terminal through the capacitor (C_o). Similarly, in the offstate conduction, the accumulated inductor energy is transferred from the inductor L_m to the capacitor C_o and load resistance R.



- I. At an interval of $0 \le t \le DT$ within a cycle, switch S_m is turned on and conducts within this interval while diode D_m which is reverse biased by $V_5 - V_0$ does not conduct thus forming an open circuit. The supply current I_{sm} in Figure 2 flows through the path $V_5 \rightarrow S_m \rightarrow L_m \rightarrow V_5$ with the input voltage (V_s) directly connected to the inductor L_m . At this stage the output capacitor C_s supplies the needed energy to the output Load.
- II. At an interval of $DT \leq t \leq T$ switch S_m is turned off while diode D_m becomes forward biased by the inductor current I_{L_m} and conducts. The inductor current I_{L_m} flows through the path $L_m \rightarrow V_0 \rightarrow D_m \rightarrow L_m$. At this period energy stored in the inductor is transferred from inductor L_m to output capacitor C_o and output load R.

2.1. Mathematical Model of a Buck-Boost Circuit

At an interval of $0 \le t \le DT$ within a cycle, the source voltage V_s is impressed on the inductor. The voltage equation is given by 1.

$$V_{L} = V_{s} = L_{m} \frac{di_{L}}{dt}$$
(1)

By rearrangement and integration of 1 the inductor current is obtained and represented in 2.

$$i_{L} = \frac{V_{s}}{L_{m}} t + I_{L1}$$
⁽²⁾

At t = DT the inductor current i_L rises to I_{L_2} as given by Equation 3.

$$I_{L2} = \frac{V_s}{L_m} DT + I_{L1}$$
 (3)

The change in the inductor current is represented by Equation 4.

$$\Delta i_L = I_{L2} - I_{L1} = \frac{V_s}{L_m} DT$$
(4)

The rate of change in the inductor current is linearly a constant expression as presented in Equation 4. At $DT \le t \le T$ the inductor stored energy is transferred to the load with the voltage equation given by 5.

$$V_{L} = V_{0} = L_{m} \frac{di_{L}}{dt}$$
(5)

By rearrangement and integration of 5 the inductor current is obtained and represented in 6.

$$i_{L} = \frac{V_{o}}{L_{m}} (t - DT) + I_{L2}$$
 (6)

At t = T the inductor current i_L drops to I_{L_1} as given by Equation 7.

$$I_{L1} = \frac{V_o}{L_m} (1 - D)T + I_{L2}$$
(7)

The change in the inductor current is represented by Equation 8.

$$\Delta i_{L} = I_{L2} - I_{L1} = \frac{-V_{o}}{L_{m}} (1 - D)T$$
(8)

At steady state operation, the net change in inductor current 4-8 is always equal to zero.

$$\frac{V_{s}DT}{L_{m}} + \frac{V_{o}(1-D)T}{L_{m}} = 0$$
(9)

$$V_o = -V_s \frac{D}{1-D}$$
(10)

Assuming a lossless state of the converter operation, input power is always equal to the output power.

$$I_s V_s = I_o V_o$$
 and $\frac{V_s}{V_o} = \frac{I_o}{I_s} = \frac{1-D}{D}$ (11)

$$I_o = I_s \frac{1 - D}{D}$$
(12)

Average source current and average inductor current are related by Equation 13.

$$I_{S} = I_{L}D$$
(13)

Similarly, the output voltage and average inductor current are related by Equation 14.

$$\frac{V_o^2}{R} = V_s I_L D$$
(14)

$$I_{L} = \frac{V_{o}^{2}}{V_{s} \times R \times D} = \frac{V_{s}D}{R(1-D)^{2}}$$
(15)

The maximum and minimum inductor currents are obtained from Equation 16 and 17.

$$I_{max} = I_{L} + \frac{\Delta I_{L}}{2} = \frac{V_{s}D}{R(1-D)^{2}} + \frac{V_{s}DT}{2L_{m}}$$
(16)
$$I_{min} = I_{L} - \frac{\Delta I_{L}}{2} = \frac{V_{s}D}{R(1-D)^{2}} - \frac{V_{s}DT}{2L_{m}}$$
(17)

The boundary between continuous current mode (CCM) and discontinuous current mode (DCM) is obtained by setting I_{min} in Equation 17 = 0.

$$\frac{V_{s}D}{R(1-D)^{2}} - \frac{V_{s}DT}{2L_{min}} = 0$$
(18)

$$L_{\min} = \frac{(1-D)^2 R}{2F}$$
(19)

Where L_{min} is the inductor value that determines the boundary between the continuous current mode (CCM) and discontinuous current mode (DCM). The output voltage ripple $\frac{\Delta V_0}{V_0}$ for the buck-boost converter is derived from 20, 21 and 22.

$$\Delta Q = \frac{V_0}{R} DT = C\Delta V_0$$
 (20)

$$\Delta V_0 = \frac{V_0 DT}{RC} = \frac{V_0 D}{RCF}$$
(21)

$$r = \frac{\Delta V_0}{V_0} = \frac{D}{RCF}$$
(22)

The power losses and the efficiency of the Buck-Boost Converter are achieved with the aid of the equivalent circuit diagram presented in Figure 3.



Figure-3. Buck-boost equivalent circuit with parasitic resistance and diode forward voltage [11].

The following power losses associated with the Buck-boost equivalent circuit were considered:

- I. The MOSFET conduction loss from the r_{DS} (On-resistance or drain-source resistance).
- II. The high frequency switching loss.
- III. The diode forward resistance (R_F) loss.
- IV. The diode forward voltage loss.
- V. The inductor conduction loss from (r_L).
- VI. The power loss from the filter capacitor resistance.

The MOSFET r_{DS} conduction loss is given by 23.

$$P_{rDS} = r_{DS}I_{srms}^2 = \frac{Dr_{DS}I_o^2}{(1-D)^2} = \frac{Dr_{DS}P_o}{(1-D)^2R_L}$$
 (23)

The high frequency switching loss is given by 24.

$$P_{sw} = F_{S}C_{0}(V_{1} + V_{0})^{2} = \frac{F_{S}C_{0}R_{L}P_{0}}{D^{2}}$$
(24)

Total power dissipation in the MOSFET (excluding the drive power) is expressed in Equation 25.

$$P_{FET} = P_{rDS} + \frac{P_{sw}}{2} = \left[\frac{Dr_{DS}}{(1-D)^2R_L} + \frac{F_SC_0R_L}{2D^2}\right]P_o(25)$$

The power loss in the diode forward resistance is presented in Equation 26.

$$P_{RF} = R_F I_{Drms} = \frac{R_F I_0^2}{1 - D} = \frac{R_F P_0}{(1 - D)R_L}$$
 (26)

The power loss associated with the diode forward voltage is given by Equation 27.

$$P_{VF} = V_F I_D = V_F I_o = \frac{V_F P_o}{V_o}$$
(27)

The overall diode conduction loss is given by Equation 28.

$$P_{\rm D} = P_{\rm VF} + P_{\rm RF} = V_{\rm F}I_{\rm o} + \frac{R_{\rm F}I_{\rm o}^2}{1-{\rm D}} = \left[\frac{V_{\rm F}}{V_{\rm o}} + \frac{R_{\rm F}}{(1-{\rm D})R_{\rm L}}\right]P_{\rm o} \quad (28)$$

The inductor conduction loss is represented in Equation 29.

$$P_{rL} = \frac{r_L I_0^2}{(1-D)^2} = \frac{r_L P_0}{(1-D)^2 R_L}$$
(29)

The power loss in capacitor filter is presented in 30.

$$P_{\rm rc} = r_{\rm c} i_{\rm crms}^2 = \frac{Dr_{\rm c} I_0^2}{1 - D} = \frac{Dr_{\rm c} P_0}{(1 - D)R_{\rm L}}$$
(30)

The overall power loss is represented in 31-33.

$$P_{LS} = P_{rDS} + P_{SW} + P_D + P_{rL} + P_{rc}$$
 (31)

$$P_{LS} = \frac{Dr_{DS}I_o^2}{(1-D)^2} + F_SC_0(V_1 + V_0)^2 + V_FI_0 + \frac{R_FI_0^2}{1-D} + \frac{r_LI_0^2}{(1-D)^2} + \frac{Dr_cI_0^2}{1-D}$$
(32)

$$P_{LS} = \left[\frac{Dr_{DS} + r_L}{(1 - D)^2 R_L} + \frac{F_S C_0 R_L (1 + M_{VDC})^2}{M_{VDC}^2} + \frac{V_F}{V_0} + \frac{R_F + Dr_c}{(1 - D)R_L}\right] P_0$$
(33)

 $M_{VDC} = \frac{V_0}{V_1} = dc$ voltage transfer function.

The converter efficiency is given by Equations 34.

$$\gamma = \frac{P_0}{P_0 + P_{LS}} = \frac{1}{1 + \frac{P_{LS}}{P_0}}$$
(34)

The d.c current transfer function of the buck-boost converter is represented by Equation 35.

$$M_{VDC} = \frac{I_0}{I_1} = \frac{1 - D}{D}$$
(35)

The converter efficiency in terms of voltage and current transfer function is given by Equation 36.

$$\chi = \frac{P_0}{P_i} = \frac{V_0 I_0}{V_I I_I} = M_{VDC} \times M_{IDC} = \frac{(1 - D)M_{VDC}}{D}$$
(36)

The voltage transfer function of a lossy buck-boost is represented in Equation 37.

$$M_{VDC} = \frac{l}{M_{IDC}} = \frac{(1-D)}{D}$$
(37)



Figure-4. Three phase voltage source inverter circuit diagram [12].



Figure-5. Per cycle variation of low frequency switching/gating signals of three phase inverter [12].

3. THREE PHASE VOLTAGE SOURCE INVERTER MODEL

A voltage source inverter is an electrical device that converts a direct current (d.c) voltage to its equivalent alternating current (a.c) voltage [13-15]. The a.c voltage and frequency may be varying or constant in nature

depending on the application. A voltage fed inverter always has a stiff dc voltage source at the input terminal. This implies that its Thevenin impedance at every time interval is ideally zero. The d.c voltage is usually obtained from a battery source, fuel cell or photovoltaic cell [16-18]. Voltage-fed inverters are used extensively in major electrical applications such as uninterruptible power supplies (UPS), induction heating, active harmonic filters, static var compensators and flexible alternating current transmission systems devices (FACTS-DEVICES) [19-23]. The three phase voltage source inverter circuit diagram is presented in Figure 4. The inverter switching control systems are considered in terms of low frequency and high frequency carrier modulation. The low frequency pulse width modulation pattern per cycle angular spacing is shown in Figure 5.

The high frequency switching signals is accomplished by comparing a phase disposition carrier signals with a modulating or a reference signal. The high frequency carrier signal is generated with the aid of the Simulink ramp block diagram in accordance with Equation 38.

$$tr_{1} = \begin{bmatrix} 0 & \frac{1}{2f_{c}} & \frac{1}{f_{c}} \\ x - 1 & x & x - 1 \end{bmatrix}$$
(38)

 tr_1 represents the triangular or carrier waves for the inverter switching signal, x represents the amplitude of the respective triangular or carrier waveforms and f_c represents the switching frequency of the inverter power switches. The modulating signal of the voltage source inverter is represented in Equation 39.

$$V = A_m \sin\theta \tag{39}$$

The basic algorithm for the switching signal is achieved with Equation 40.

If
$$V > tr_1; S_a = 1; \overline{S_a} = 0;$$

else $V < tr_1; S_a = 0; \overline{S_a} = 1$ (40)

The overall circuit diagram for the DC-DC Buck-Boost converter with an interfaced Inverter circuit diagram is shown in Figure 6.



Figure-6. A DC-DC buck-boost with an interfaced inverter circuit diagram [13].

4. SIMULATION RESULTS AND DISCUSSION

The simulation results for the DC-DC Buck-Boost converter were realized with the parameter shown in Table 1 and 2. The simulation was done at a duty cycle values of 0.25, 0.5 and 0.75 respectively. In Figure 7 it is observed that at an input voltage of 100V, the converter produced a voltage of -33.33V at a duty cycle of D = 0.25. This

entails a Bucking operation which is in conformity with Equation 10 since $V_s < V_o$ when D < 0.5. In Figure 8 at a duty cycle value of D = 0.5, the input voltage $V_s = 100V$. This obviously corresponds to the magnitude of the output voltage $V_0 = |-100V|$. This value clearly agrees with Equation 10. The converter at this condition operates in its normal state with input voltage equal to the output voltage. Similarly, for a slight increase in the duty cycle

value from 0.5 to 0.75, the output voltage increases geometrically in magnitude to a peak value of $V_0 = |-300V|$ as

shown in Figure 9. This operation at D > 0.5 or D = 0.75 indicates a Boosting operation of the converter. In Figure 10-13 the plots of various Losses associated with the Buck-Boost converter with respect to varied load resistance and duty cycle were presented. It is evidently shown in Figure 11-13 that when the duty cycle D is close to zero value, the conduction losses which include the diode conduction loss, inductor conduction loss and capacitive discharge are low in value. Conversely, the MOSFET switching loss peaks at a high value at low duty cycle since the input voltage is high at a fixed value of the output voltage. The conduction losses therefore increase rapidly as the duty cycle value is increased to 0.5 and above with a corresponding decrease in the MOSFET switching loss. The efficiency in line with the increase in the duty cycle from 0-0.5 increases and peaks at D = 0.5 as shown in Figure 14. At a value of D > 0.5, the efficiency decreases to zero when D = 1. In Figure 15 and 16 the waveforms for the Phase A output voltage and total harmonic distortion for the Low Frequency and High Frequency Pulse Width modulated inverter were presented. It is obviously shown from the spectral analysis that the fundamental value of the output voltage amplitude is 127.5V for the Low frequency PWM which is far less than the 154.5V obtained for the high frequency PWM. The %THD value of 30.94% contains more harmonics for the low frequency pulse width modulated inverter when compared with the 28.68% obtained for the high frequency pulse width modulated inverter. This implies that at a high switching frequency, low order harmonics below the carrier frequency are eliminated for a medium and high voltage application.

Table-1. DC-DC buck-boost simulation parameters $[15]$.	
Simulation parameters	Values
Input voltage	100V
Switching frequency	10KHZ
Inductance value	$25\mathrm{Mh}$
Capacitance value	2200µF
Load resistance value	15Ω
Duty cycles	0.25, 0.50 and 0.75

Table-2. DC-DC buck-boost equivalent circuit parameters [15].		
Simulation parameters	Values	
Internal resistance of the MOSFET r _{DS}	0.11Ω	
Diode forward voltage V _F	0.7V	
Diode forward resistance	$20\mathrm{m}\Omega$	
Capacitance value	2200µF	
Load resistance values	5Ω to 50Ω	
Duty cycles	0 to 1.0	



Source: Simulation result.









Journal of Asian Scientific Research, 2019, 9(8): 100-115



Source: Simulation result.

Figure-11. Diode conduction loss against duty cycle.



Source: Simulation result.

Journal of Asian Scientific Research, 2019, 9(8): 100-115



Source: Simulation result.



Source: Simulation result.

Journal of Asian Scientific Research, 2019, 9(8): 100-115



Source: Simulation result.



Source: Simulation result.

5. CONCLUSION

In this work, a thorough analysis of the mathematical modelling of a Buck-Boost dc-dc converter was made with respect to the converter losses at varied duty cycle and load resistance value. The simulation results achieved with MATLAB 7.14 showed that when the duty cycle D is close to zero, the conduction losses are low but the

switching loss is usually high. Hence, the efficiency decreases to zero at a unity duty cycle as indicated in the simulation waveforms. The values obtained from the simulation waveforms for the Bucking State and Boosting state clearly showed a conformity in values when the converter parameters are substituted in the modeled equation for the Buck-Boost converter. Similarly, at a high frequency pulse width modulated inverter, low order harmonics below the carrier frequency are always eliminated for a medium and high voltage application.

Funding: This study received no specific financial support. **Competing Interests:** The author declares that there are no conflicts of interests regarding the publication of this paper.

REFERENCES

- [1] M. K. Kazimierczuk, Pulse width modulated DC/DC power converters. New York: John Wiley Publishing Press, 2008.
- [2] Y.-K. Lo, S.-C. Yen, and C.-Y. Lin, "A high-efficiency AC-to-DC adaptor with a low standby power consumption," *IEEE Transactions on Industrial Electronics*, vol. 55, pp. 963-965, 2008. Available at: https://doi.org/10.1109/tie.2007.907673.
- [3] M. R. Shaid, A. H. M. Yatim, and T. Taufik, "A new AC/DC converter using bridgeless sepic converter," 2010, pp. 286-290.
- S. Yun, H. Choe, Y. Huang, Y. Park, and B. Kang, "Improvement of power conversion efficiency of DC/DC boost converter using a passive snubber circuit," *IEEE Transaction on Industrial Electronics*, vol. 59, pp. 1808-1814, 2012. Available at: https://doi.org/10.1109/tie.2011.2141095.
- [5] F. M. Ibanez, J. M. Echeverria, J. Vadillo, and L. Fontan, "A step-up bidirectional series resonant DC/DC converter using a continuous current mode," *IEEE Transactions on Power Electronics*, vol. 30, pp. 1393-1402, 2015. Available at: https://doi.org/10.1109/tpel.2014.2318202.
- [6] K. Florian, "modeling and optimization of bidirectional dual active bridge DC/DC converter topologies," Ph.D Thesis at ETH Zurich Power Electronics Laboratory, 2010.
- [7] Y. L. Juan, "Single switch three-phase ac to dc converter with reduced voltage stress and current total harmonic distortion," *IET Power Electronics*, vol. 7, pp. 1121-1126, 2014. Available at: https://doi.org/10.1049/ietpel.2013.0370.
- [8] E. H. Ismail and R. Erickson, "Single-switch 3/spl phi/PWM low harmonic rectifiers," *IEEE Transactions on Power Electronics*, vol. 11, pp. 338-346, 1996. Available at: https://doi.org/10.1109/63.486184.
- [9] L. Abdelsalam, G. P. Adam, D. Holliday, and B. W. Williams, "Three-phase ac-dc buck-boost converter with a reduced number of switches," *IET Renewable Power Generation*, vol. 9, pp. 494-502, 2015.
- [10] D. Wijeratne and G. Moschopoulos, "A novel three phase buck-boost ac-dc converter," 2011.
- [11] I. Abdelsalam, G. P. Adam, D. Holliday, and B. W. Williams, "Single-stage, single-phase, ac-dc buck-boost converter for low-voltage applications," *IET Power Electronics*, vol. 7, pp. 2496-2505, 2014. Available at: https://doi.org/10.1049/iet-pel.2013.0754.
- [12] M. U. Agu, *Principles of power electronics circuits*, 1st ed. Enugu State Nigeria: University of Nigeria Press LTD, 2019.
- [13] M. H. Rashid, *Power electronics circuits, devices and applications,* 3rd ed. NJ: Prentice Hall: Upper Saddle River, 2004.
- [14] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Transactions on Industry Applications*, vol. 41, pp. 1292-1306, 2005. Available at: https://doi.org/10.1109/tia.2005.853371.
- [15] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power electronics converters, applications and design*, 3rd ed. Hoboken: NJ: John Wiley and Sons, Inc, 2003.
- [16] A. Aminian and M. K. Kazimierczuk, *Electronic devices, a design approach*. Prentice Hall: Upper Saddle River, NJ, 2004.
- [17] S. Jain and V. Sonti, "A highly efficient and reliable inverter configuration based cascaded multilevel inverter for PV systems," *IEEE Transactions on Industrial Electronics*, vol. 64, pp. 2865-2875, 2017.

- [18] D. G. Holmes and T. A. Lipo, *Pulse-width modulation for power converters, principles, and practice.* New York: John Wiley and Sons' Inc: Publication, 2003.
- [19] F. Z. Peng, W. Qian, and D. Cao, "Recent advances in Multilevel converter/inverter topologies and applications," In Proc. IPEC, pp. 492-501, 2010.
- [20] J. Rodriquez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multi-level converter arrives," *IEEE Industrial Electronics*, vol. 2, pp. 28-39, 2008.
- [21] L. M. Tolbert, "A multi-level modular capacitor clamped DC-AC converter," in Proc. 41st IAS, pp. 966-973, 2006.
- S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Pérez, and J. I. Leon,
 "Recent advances and industrial applications of multilevel converters," *IEEE Transactions on Industrial Electronics*, vol. 57, pp. 2553-2580, 2010.
- [23] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, pp. 724–738, 2002. Available at: https://doi.org/10.1109/tie.2002.801052.

Views and opinions expressed in this article are the views and opinions of the author(s), Journal of Asian Scientific Research shall not be responsible or answerable for any loss, damage or liability etc. caused in relation to/arising out of the use of the content.